#### A GPU-CENTRIC, MULTITHREADED PIPELINE ARCHITECTURE! US Naval applications. **BEAM-**FORMED DATA Stage 4 • Pool of worker threads. • Each thread works on one CSM at a time • Applies derived weights (CBF or ABF) to the CSM data. Dotted line repres eamformer's steeri direction Stage 3 • Implements GPU kernel. Direction of Arriva • Processes 32 CSMs at a time on the GPU. • GPUhardwarearchitecture: GPUconsists of 16 multiprocessors (MP), each with 8 scalar stream processors (SPs) executed in a SIMD fashion. • GPU software architecture: GPU consists of one compute grid divided into a number of thread blocks, each containing a given number of threads executing concurrently. • Each thread block scheduled to execute on a single MP. • GPU kernel defines grid dimensions. • Number of thread blocks equal to 32, and each thread block processes one CSM (thus, 2 CSMs per MP). • Number of threads per block equal to number of directions beamformer is steered. • Individual threads compute ABF weights for a single steering direction of a given CSM.

#### WHAT 15 BEAMFORMING?

Beamforming is a technique for determining the origin of a signal using an *array* of acoustic sensors. Each sensor is *omnidirectional*, i.e., records acoustic data (e.g., signal amplitude over time) equally from all directions.

# MISSION To determine the utility of graphics processing units as a means of hardware acceleration for adaptive beamforming in the context of ... AND HOW DOES IT WORK? Normalized Response (dB) The beamformer weights the output of each sensor and sums all outputs together. The output of the beamformer is the *response*, and for non-adaptive methods, the response is maximal in the *steering direction* associated with the weights applied. Computing adaptive weights is computationally expensive and must be derived on a per frequency, per direction basis. The optimal weights will yield a steering direction

A signal propagates towards the array of acoustic sensors from a *direction of arrival* (DOA):



that coincides with the observed signal's DOA.

#### ACKNOWLEDGEMENTS

I would like to thank Dr. Bill Mark and Dr. Don Fussell for being my computer science faculty advisors. Special thanks goes out to ARL for providing the IR&D funding for this project, and über mad props goes out to my supervisor Greg Thomsen for all the time he's dedicated in helping me make this project happen and all the crap he's had to tolerate because of it.

## BEAMFORMING ADAPTIVE ACOUSTIC ARRAYS WITH GRAPHICS PROCESSING UNITS MICHAEL ROMER

DEPARTMENT OF COMPUTERS SCIENCES, APPLIED RESEARCH LABS UNIVERSITY OF TEXAS AT AUSTIN





#### WHAT'S SO GREAT ABOUT GPUS?

nce S)	Reprogram- mability	Cost	Power Consumption	Form Factor
Ð	None	Very expensive	Very low	Very small
Э	Hardware Design Languages (HDL), Verilog	Moderate	Low	Small
	C, C++, Java, etc.	Relatively inexpensive	High	Large
	Shader languages, C with extensions (e.g., CUDA)	Cheap	Moderate	Moderate

**GPUs provide a cheap parallel computing device that potentially provide higher** performance per watt and performance per volume than any other means of hardware acceleration for adaptive beamforming.

### INITIAL RESULTS & DISCUSSION

Compared to the reference Matlab implementation, the parallel GPU-based implementation yields a 2X speed-up; however, a serial implementation written in C resulted in a 4X speed-up. This factor of two slowdown can be attributed

• Lack of highly optimized linear algebra libraries for the GPU, particularly a singular value decomposition

• GPU kernel makes no use of on-chip shared memory. Minimizing accesses to global GPU memory and effective use of shared memory on each multiprocessor can lead to approximately an order of magnitude speed-up. • Pipeline requires more load balancing in order to minimize stalls at each stage.

#### REFERENCES

1. H. Krim and M. Viberg, "Two decades of array signal processing research," IEEE Signal Processing Magazine, vol. 13, no. 4, pp. 67-94, Jul. 2. H. Cox, R. Zeskind, M. Owen, "Robust adaptive beamforming," IEEE Trans. Acoustics, Speech, and Signal Processing, vol. 35, no. 10, pp. 3. R.L. Walke, R.W.M. Smith, and G. Lightbody, "Architectures for adaptive weight calculation on ASIC and FPGA," in Conf. Rec. Thirty-Third Asilomar Conf. Signals, Systems, and Computers, 1999, pp. 1375-1380. 4. NVIDIA Corp. (2007, November). NVIDIA CUDA Compute Unified Device Architecture: Programming guide [Online]. Available: http://developer.download.nvidia.com/compute/cuda/1\_1/NVIDIA\_CUDA\_Programming\_Guide\_1.1.pdf